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NASA MULTIPROCESSOR TECHNOLOGY
OBJECTIVE
Develop multiprocessor system technology providing
user-selectable fault tolerance, increased




Develop graph management mapping theory for
proper performance, model multiprocessor performance,
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• EXECUTES DIRECTED GRAPH - SINGLE GRAPH
- MULTIPLE GRAPH
• GRAPH NODE CRITICALITY -TMR OR SIMPLEX
• GRAPH NODE SCHEDULING
oo_ A) DATA DRIVEN - EVENT FLAG
- SEMAPHORE (MULTIPLE EVENTS)
- AND/OR LOGIC
B) DEMAND DRIVEN - PERIODIC TIMER
- ONE-SHOT TIMER
• BACKUP NODE ALLOCATION
• FAULTY PROCESSOR EXCLUSION, SELF TEST, REBOOT
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ALGORITHM TO ARCHITECTURE
MAPPING MODEL (ATAMM)
• A strategy for the real-time assignment
of the nodes of a data-driven algorithm
graph to parallel processors
; • Based on Petri-Net marked graph theoryCo




- operating system rules
- performance prediction
ALGORITHM MARKED GRAPH (AMG)
FOR 7-NODE EXAMPLE GRAPH
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NODE MARKED GRAPH (NMG) FOR
DATA HANDLING
A







TBO - TIME BETWEEN SUCCESSIVE OUTPUTS
i
TBO M - MINIMUM VALUE FOR TBO
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tO
= G 5 IDLE TIME
H 4
7-NODE GRAPH MARGIN
U 2 !_, (ATAMM)
] ACTUA L PERFORMANCE
T
I 2 3 4 5 6 7 O 9
NUMBEROFPROCESSORS
I , ) I ) ! I I I I i ) I t ! i I l
• . ...
"1 -) ! ! I 1 1 1 1 ) 1 I '1 1 1 1 1 ! "'! ! I
ATAMM PROVIDES A NEW CAPABILITY SET
o Mathematically proven lock-free performance
o Operating system rules to manage the
assignment of graph nodes to processors
o Prediction of graph's performance bounds
•
-Maximum data rate
- Maximum number of processors






ATAMM o Identical processors
(HW & SW) ADM
o Triple Modular Redundant
k_ (TMR)Current
Update
o Graph optimization for
specific no. processors
o Multiple graphs
o Multiple iterations of GVSC
Future the same graphFeatures and for
o Multiple processor types RH-32
o Variable node-latency times
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MAJOR RESEARCH THRUST FOR FY90
o Implement ATAMM Rules into KOS
-Simpler operating system than previous GMOS
-Use Westinghouse Directed Graph Tool
-Use 1553B to provide data I/O and
monitor graph status
-Improved version of Ada compilerk_
_D
CO
- 2.5 MIPS VHSIC ADM 1750A processor
o Demo/Evaluate with Ada Algorithms
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1) Integrate/Demo ATAMM and 90
SDIO Algorithm on Avionics




2) Adapt/Demo ATAMM-Based OS 91
on GVSC
3) Expand ATAMM Capability 94
and Adapt/Demo on RH-32
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